Generate VHDL signals for internal signals and state.