Generate a VHDL architecture for each function.
authorMatthijs Kooijman <m.kooijman@student.utwente.nl>
Fri, 13 Feb 2009 13:45:05 +0000 (14:45 +0100)
committerMatthijs Kooijman <m.kooijman@student.utwente.nl>
Fri, 13 Feb 2009 13:45:05 +0000 (14:45 +0100)
commit7a5b4eb318626f327dd6b0d69e99a8247f56399c
tree1d139241f279eabc30e49c38ae4bf6c2a8e5945e
parent4c4b23981da0a67031547c8ff7e4b2a43698dd46
Generate a VHDL architecture for each function.

The architecture contains signal declarations, but no instantiations yet.
Pretty.hs
Translator.hs
TranslatorTypes.hs
VHDL.hs