Move the DesignFile creation to VHDL.