Generate a VHDL architecture for each function.