Always import IEEE.std_logic_1164 in the generated VHDL.