Generate VHDL typecasts for literals when needed.