Add port declarations to the VHDL entities.