Generate VHDL from Core instead of flat functions.