Don't generate VHDL for substate extractor cases.