Generalize VHDL type creation for SizedWord and FSVec.