Support VHDL generation for two-alternative cases.