Add reference to Haskell and Verilog. Add something about state to introduction
[matthijs/master-project/dsd-paper.git] / Makefile
1 all:
2         latexmk -r latexmkrc -pdf -pvc c╬╗ash.lhs
3
4 clean:
5         latexmk -CA