Ignore cast expressions when generating VHDL.