Split off the VHDL type generating code.