* Remove some unused code.
authorunknown <s0042331@.dynamic.ewi.utwente.nl>
Thu, 27 Mar 2008 12:28:15 +0000 (13:28 +0100)
committerunknown <s0042331@.dynamic.ewi.utwente.nl>
Thu, 27 Mar 2008 12:28:15 +0000 (13:28 +0100)
 * Add more comments.
 * Slightly change the behaviour of do_half_regular_stage(), it now intializes
   the output addresses once instead of on every cycle. It also waits for the
   last write cycle to complete before returning.


No differences found