Add reference to Haskell and Verilog. Add something about state to introduction
[matthijs/master-project/dsd-paper.git] / IEEEtran.cls
2010-01-20 Matthijs KooijmanEmpty initial commit.