Generate proper VHDL for top level bindings with no arguments.