Don't generate input ports for State arguments.
[matthijs/master-project/cλash.git] / cλash / CLasH / VHDL /
drwxr-xr-x   ..
-rw-r--r-- 6474 Constants.hs
-rw-r--r-- 69984 Generate.hs
-rw-r--r-- 7079 Testbench.hs
-rw-r--r-- 32043 VHDLTools.hs
-rw-r--r-- 1059 VHDLTypes.hs