Rework the VHDL generation to be more bottom up.