Add reference to Haskell and Verilog. Add something about state to introduction
[matthijs/master-project/dsd-paper.git] / clash.fmt
1 %format != = "\neq"