Add reference to Haskell and Verilog. Add something about state to introduction