Add reference to Haskell and Verilog. Add something about state to introduction
[matthijs/master-project/dsd-paper.git] / .gitignore
1 *.aux
2 *.bbl
3 *.blg
4 *.fdb_latexmk
5 *.log
6 *.pdf
7 *.bak
8 .latexmkrc
9 cλash.tex