Fixed VHDL Type generation, vhdlTy now uses HType's to generate VHDL Types. Logic...
[matthijs/master-project/cλash.git] / HighOrdAluOps.hs
2009-08-07 Christiaan BaaijAdd support for translating designs defined over multip...