Use less general names as labels some fields.
[matthijs/master-project/cλash.git] / VHDLTypes.hs
2009-02-13 Matthijs KooijmanPut a TypeMark in a VHDLSignalmap.
2009-02-13 Matthijs KooijmanAdd the VHDLTypes module