From: Matthijs Kooijman <m.kooijman@student.utwente.nl>
Date: Mon, 6 Apr 2009 11:42:19 +0000 (+0200)
Subject: Cleanup imports and add a vim modeline.
X-Git-Url: https://git.stderr.nl/gitweb?a=commitdiff_plain;h=707e72908a69288f3922c6e9110b802e4daaa03a;p=matthijs%2Fmaster-project%2Fc%CE%BBash.git

Cleanup imports and add a vim modeline.
---

diff --git a/VHDL.hs b/VHDL.hs
index c952ddd..b577110 100644
--- a/VHDL.hs
+++ b/VHDL.hs
@@ -3,6 +3,7 @@
 --
 module VHDL where
 
+-- Standard modules
 import qualified Data.Foldable as Foldable
 import qualified Data.List as List
 import qualified Data.Map as Map
@@ -15,14 +16,16 @@ import qualified Data.Monoid as Monoid
 import Data.Accessor
 import qualified Data.Accessor.MonadState as MonadState
 
+-- ForSyDe
+import qualified ForSyDe.Backend.VHDL.AST as AST
+
+-- GHC API
 import qualified Type
-import qualified TysWiredIn
 import qualified Name
 import qualified TyCon
 import Outputable ( showSDoc, ppr )
 
-import qualified ForSyDe.Backend.VHDL.AST as AST
-
+-- Local imports
 import VHDLTypes
 import Flatten
 import FlattenTypes
@@ -426,3 +429,5 @@ builtin_funcs = mkBuiltins
 --   a VHDLSignalMap
 toVHDLSignalMap :: HsValueMap (String, AST.TypeMark) -> VHDLSignalMap
 toVHDLSignalMap = fmap (\(name, ty) -> Just (mkVHDLId name, ty))
+
+-- vim: set ts=8 sw=2 sts=2 expandtab: