From: Christiaan Baaij <christiaan.baaij@gmail.com>
Date: Thu, 2 Jul 2009 14:44:58 +0000 (+0200)
Subject: We now output VHDL types in the correct order
X-Git-Url: https://git.stderr.nl/gitweb?a=commitdiff_plain;ds=inline;h=f5f6d286f56ee1e822ece0258039ba2d2ce920aa;hp=f5f6d286f56ee1e822ece0258039ba2d2ce920aa;p=matthijs%2Fmaster-project%2Fc%CE%BBash.git

We now output VHDL types in the correct order
---