projects
/
matthijs
/
master-project
/
cλash.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
9bffa6f
)
Print the final session after the output.
author
Matthijs Kooijman
<m.kooijman@student.utwente.nl>
Mon, 2 Feb 2009 14:28:24 +0000
(15:28 +0100)
committer
Matthijs Kooijman
<m.kooijman@student.utwente.nl>
Mon, 2 Feb 2009 14:28:24 +0000
(15:28 +0100)
Translator.hs
patch
|
blob
|
history
diff --git
a/Translator.hs
b/Translator.hs
index bdf66882954c1d108163fc4cd0df7937816c2d9c..40362cd614f580969c834982be7a607f8eb3ab4a 100644
(file)
--- a/
Translator.hs
+++ b/
Translator.hs
@@
-48,9
+48,10
@@
main =
let binds = Maybe.mapMaybe (findBind (cm_binds core)) ["shalf_adder"]
liftIO $ printBinds binds
-- Turn bind into VHDL
let binds = Maybe.mapMaybe (findBind (cm_binds core)) ["shalf_adder"]
liftIO $ printBinds binds
-- Turn bind into VHDL
- let
vhdl = State.eval
State (mkVHDL binds) (VHDLSession 0 [])
+ let
(vhdl, sess) = State.run
State (mkVHDL binds) (VHDLSession 0 [])
liftIO $ putStr $ render $ ForSyDe.Backend.Ppr.ppr vhdl
liftIO $ ForSyDe.Backend.VHDL.FileIO.writeDesignFile vhdl "../vhdl/vhdl/output.vhdl"
liftIO $ putStr $ render $ ForSyDe.Backend.Ppr.ppr vhdl
liftIO $ ForSyDe.Backend.VHDL.FileIO.writeDesignFile vhdl "../vhdl/vhdl/output.vhdl"
+ liftIO $ putStr $ "\n\nFinal session:\n" ++ show sess
return ()
where
-- Turns the given bind into VHDL
return ()
where
-- Turns the given bind into VHDL