Swap the VHDLState and VHDLSession type names.

[matthijs/master-project/cλash.git] / VHDLTypes.hs

diff --git a/VHDLTypes.hs b/VHDLTypes.hs
index b3eaa9201f9c7bfc1b2147caba773395ee31cbc7..fe739da7149545bd4bc3d58f7a04c239ae89cf57 100644 (file)
--- a/VHDLTypes.hs
+++ b/VHDLTypes.hs
@@ -59,7 +59,7 @@ type Builder = Either ([AST.Expr] -> AST.Expr) (Entity -> [CoreSyn.CoreBndr] ->
 -- A map of a builtin function to VHDL function builder 
 type NameTable = Map.Map String (Int, Builder )
 
-data VHDLSession = VHDLSession {
+data VHDLState = VHDLState {
   -- | A map of Core type -> VHDL Type
   vsTypes_      :: TypeMap,
   -- | A map of Elem types -> VHDL Vector Id
@@ -74,10 +74,10 @@ data VHDLSession = VHDLSession {
 }
 
 -- Derive accessors
-$( Data.Accessor.Template.deriveAccessors ''VHDLSession )
+$( Data.Accessor.Template.deriveAccessors ''VHDLState )
 
 -- | The state containing a VHDL Session
-type VHDLState = State.State VHDLSession
+type VHDLSession = State.State VHDLState
 
 -- | A substate containing just the types
 type TypeState = State.State TypeMap