Haskell to synthesizable VHDL. It does this by translating
the intermediate System Fc (GHC Core) representation to a
VHDL AST, which is then written to file.
Haskell to synthesizable VHDL. It does this by translating
the intermediate System Fc (GHC Core) representation to a
VHDL AST, which is then written to file.