projects
/
matthijs
/
master-project
/
cλash.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
Let classoperationresolution handle partially inlined dictionaries.
[matthijs/master-project/cλash.git]
/
cλash
/
CLasH
/
VHDL
/
VHDLTypes.hs
diff --git
a/cλash/CLasH/VHDL/VHDLTypes.hs
b/cλash/CLasH/VHDL/VHDLTypes.hs
index fbdf4d72932b37daedca11af577526226dec7de8..38ccc97f875d6de3e32e3d6939d0459eb3e412b3 100644
(file)
--- a/
cλash/CLasH/VHDL/VHDLTypes.hs
+++ b/
cλash/CLasH/VHDL/VHDLTypes.hs
@@
-1,23
+1,11
@@
--
-- Some types used by the VHDL module.
--
--
-- Some types used by the VHDL module.
--
-{-# LANGUAGE TemplateHaskell #-}
module CLasH.VHDL.VHDLTypes where
module CLasH.VHDL.VHDLTypes where
--- Standard imports
-import qualified Control.Monad.Trans.State as State
-import qualified Data.Map as Map
-import Data.Accessor
-import qualified Data.Accessor.Template
-
--- GHC API imports
-import qualified HscTypes
-
--- ForSyDe imports
+-- VHDL imports
import qualified Language.VHDL.AST as AST
import qualified Language.VHDL.AST as AST
--- Local imports
-
-- A description of a port of an entity
type Port = (AST.VHDLId, AST.TypeMark)
-- A description of a port of an entity
type Port = (AST.VHDLId, AST.TypeMark)
@@
-27,7
+15,7
@@
type Port = (AST.VHDLId, AST.TypeMark)
data Entity = Entity {
ent_id :: AST.VHDLId, -- ^ The id of the entity
ent_args :: [Port], -- ^ A port for each non-empty function argument
data Entity = Entity {
ent_id :: AST.VHDLId, -- ^ The id of the entity
ent_args :: [Port], -- ^ A port for each non-empty function argument
- ent_res :: Port, -- ^ The output port
+ ent_res ::
Maybe
Port, -- ^ The output port
ent_dec :: AST.EntityDec -- ^ The complete entity declaration
} deriving (Show);
ent_dec :: AST.EntityDec -- ^ The complete entity declaration
} deriving (Show);