Split off the VHDL type generating code.
[matthijs/master-project/cλash.git] / Main.hs
1 module Main where
2
3 import Translator
4
5 main = do
6   makeVHDL "Adders.hs" "highordtest2" True