Append the Unique to generated VHDL entity id's.

[matthijs/master-project/cλash.git] / Main.hs

module Main where

import Translator

main = do
  makeVHDL "Adders.hs" "highordtest2" True