Further reduce main and add a makeVHDL function.
[matthijs/master-project/cλash.git] / .gitignore
1 *.hi
2 *.o