Write each VHDL entity to a seperate file.
[matthijs/master-project/cλash.git] / .gitignore
1 *.hi
2 *.o