Change \VHDL command, and use the \VHDL command more consistantly in the text
[matthijs/master-project/dsd-paper.git] / Makefile
1 all:
2         latexmk -pdf -pv cλash.tex
3
4 clean:
5         latexmk -CA